In the Claims

Claim 1 (Currently Amended) A reproduction signal processor comprising:

an analog/digital converter <u>operable to sample</u> for sampling an analog signal, and <u>to</u> convert converting the same into <u>a</u> the digital signal;

an automatic equalizer <u>operable to perform</u> for performing an automatic equalization of the digital signal;

a phase locked loop <u>operable to generate</u> for generating a reference clock which coincides with a phase included in the digital signal and reference frequency components; and

a frequency divider <u>operable to generate</u> for <u>generating</u> a frequency-divided clock obtained by performing integral multiplication of the period of the reference clock, and <u>to output</u> outputting the frequency-divided clock as an operation clock to <u>said</u> the analog/digital converter and <u>said</u> the automatic equalizer, wherein

the automatic equalizer comprises is composed of:

a transversal filter <u>operable to perform</u> for <u>performing</u> waveform equalization of the digital signal;

an a straight-line interpolation unit operable to interpolate for interpolating the omission of the sampling number due to the sampling using the frequency-divided clock in the output of said the transversal filter; and

- a control unit <u>operable to estimate</u> for estimating an equalization target value in accordance with the output of <u>said</u> the transversal filter, and <u>to control</u> controlling a parameter of <u>said</u> the transversal filter <u>to minimize</u> such that an equalization error which is an error between the equalization target value and the output of <u>said</u> the transversal filter <u>becomes minimum</u>.
- 2. (Currently Amended) The reproduction signal processor of Claim 1, wherein <u>said</u> the straightline interpolation unit <u>is a straight-line interpolation unit and comprises</u> composed of:
- a flip-flop element <u>operable to perform</u> for <u>performing</u> a delay processing of an output equalization signal of <u>said</u> the transversal filter for one period of the frequency-divided clock; and

an adder <u>operable to add</u> for adding a signal after the delay processing and the output equalization signal.

- 3. (Currently Amended) The reproduction signal processor of Claim 1, wherein, <u>said</u> instead of the straight-line interpolation unit, <u>is</u> a high-order interpolation unit <u>operable to interpolate</u> for interpolating the omission of the sampling number due to the sampling using the frequency-divided clock in the output of <u>said</u> the transversal filter is provided.
- 4. (Currently Amended) The reproduction signal processor of Claim 3, wherein <u>said</u> the high-order interpolation unit <u>comprises</u> is <u>composed of</u>:

a flip-flop element <u>operable to perform</u> for performing delay processing for one period of the frequency-divided clock;

plural multipliers <u>operable to perform</u> for performing weighting of a tap coefficient on a signal after the delay processing; and

an adder operable to add for adding an output signal of said the plural multipliers.